

Understanding FLEX 6000 Timing

January 1998, ver. 1 Application Note 92

Interconnect Timing Microparameters

The following list describes the routing timing microparameters for the FLEX 6000 device family.

tLOCAL LAB local interconnect delay. The delay incurred by a signal entering a logic array block (LAB) or by a signal routed between logic elements (LEs) by local routing.

t_{ROW} Row interconnect routing delay. The delay incurred by a signal that requires routing through a row channel in the FastTrack Interconnect. The t_{ROW} delay is a function of fan-out and the distance between the source and destination LEs. The value shown in the *FLEX 6000 Programmable Logic Device Family Data Sheet* is the longest delay possible for an LE with a fan-out of four LEs. However, the value generated by the MAX+PLUS II Timing Analyzer is more accurate because it includes fan-out considerations and the relative locations of the source and destination LEs of the design.

> \mathbb{R} This parameter is a worst-case value for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

t_{COL} Column interconnect routing delay. The delay incurred by a signal that requires routing through a column channel in the FastTrack Interconnect. The value shown in the *FLEX 6000 Programmable Logic Device Family Data Sheet* is the longest delay possible for an LE with a fan-out of four LEs. However, the value generated by the MAX+PLUS II Timing Analyzer is more accurate because it includes fan-out considerations and the relative locations of the source and destination LEs of the design.

> \mathbb{R} This parameter is a worst-case value for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

t_{DIN_D} Dedicated input to LE data delay. The time required for a signal, used as a data input, to reach an LE from a dedicated input pin. The t_{DIN} _D delay is a function of fan-out and the distance between the source pin and destination LEs. The value shown in the *FLEX 6000 Programmable Logic Device Family Data Sheet* is the longest delay possible for a dedicated input with a fan-out of four LEs. However, the value generated by the MAX+PLUS II Timing Analyzer is more accurate because it includes fan-out considerations and the relative locations of the source and destination LEs of the design.

Logic Element Timing Microparameters

The following list describes the LE timing microparameters for the FLEX 6000 device family.

t_{CL} Minimum LE register clock low time. The minimum time that the register's clock input must remain at a stable logic low state before the rising edge of the clock.

External Timing Parameters

External timing parameters represent actual pin-to-pin timing characteristics. Each external timing parameter consists of a combination of internal delay elements. They are worst-case values, derived from extensive performance measurements, and they are ensured by device testing or characterization. All external timing parameters are shown in bold type. For example, t_1 is the AC operating specification. Other external timing parameters can be estimated by using the timing model or the equations in ["Calculating Timing Delays" on page 594.](#page-9-0)

External Reference Timing Parameters

The following list describe the external reference timing parameters for the FLEX 6000 device family.

External Timing Parameters

The following list describes the external timing parameters for the FLEX 6000 device family.

t_{INSU} Setup time with global clock into LE register on the same row in column nearest to the I/O. The time required for a signal to be stable at the input pin before a rising edge is applied to the global clock pin to ensure that the register correctly stores the input data. The data input of the LE register is driven by an input pin in the same row.

information. [Figure 1](#page-8-0) shows the FLEX 6000 timing model.

Figure 1. FLEX 6000 Timing Model

Calculating Timing Delays You can calculate approximate pin-to-pin timing delays for FLEX 6000 devices using the timing model shown in [Figure 1](#page-8-0) along with the internal timing parameters in the *FLEX 6000 Programmable Logic Device Family Data Sheet* in this data book. Each external timing parameter is calculated from a combination of internal timing parameters. Figure 2 shows the FLEX 6000 device family external timing parameters. For simplicity, the external parameters that contain output pin delays are shown with FastFLEX I/O pins. A FastFLEX I/O pin is a row or column output pin that receives its data signals from the adjacent local interconnect driven by an adjacent LE. To calculate the routing delays for pins that do not use the FastFLEX I/O feature, add the following delays:

- Add a *t_{ROW}* delay for row output pins driven by non-adjacent LEs in the same row. This delay also applies to column output pins driven by non-adjacent LEs in the nearest row.
- \blacksquare Add a t_{COI} + t_{ROW} delay for all other routing paths.

To calculate the delay for a signal that follows a different path, refer to the timing model to determine which internal timing parameters to sum.

Figure 2. Logic Element External Timing Parameters (Part 2 of 4)

Tri-State Enable/Disable Delay t_{XZ} or t_{ZX} From Row I/O Inputs through Logic: Row I/O Combinatoral Logic Row or Column FastFLEX I/O t_{XZ} , t_{ZX} = t_{IN} + t_{ROW} + t_{LOCAL} + $t_{DATA_TO_OUT}$ + t_{LOCAL} + t_{IOE} + $(t_{XZ}$ or t_{ZX1}) Directly from Dedicated Inputs: Dedicated Input $\overline{}$ Row or Column FastFLEX I/O t_{XZ} , t_{ZX} = t_{DIN_D} + t_{LOCAL} + t_{IOE} + $(t_{XZ}$ or $t_{ZX1})$ Directly from Row I/O Inputs: Row I/O \Box Row or Column FastFLEX I/O t_{XZ} , t_{ZX} = t_{IN} + t_{ROW} + t_{LOCAL} + t_{IOE} + $(t_{XZ}$ or $t_{ZX1})$ From an LE Register: Dedicated Input Row or Column FastFLEX I/O *LE Register*

 t_{XZ} , t_{ZX} = t_{DIN_C} + t_{CO} + $t_{REG_TO_OUT}$ + t_{LOCAL} + t_{IOE} + $(t_{XZ}$ or $t_{ZX1})$

Figure 2. Logic Element External Timing Parameters (Part 3 of 4)

LE Register Clear & Preset (NOT Gate Push-Back) Time

From Row I/O Inputs to Locally Routed Row or Column Outputs:

 t_{CLR} = t_{PRE} = t_{IN} + t_{ROW} + t_{LOCAL} + t_{C} + t_{CLR} + t_{REG} to OUT + t_{LOCAL} + t_{OD1}

From Dedicated Inputs to Locally Routed Row or Column Outputs:

 t_{CLR} **=** t_{PRE} **=** t_{DIN_C} + t_{CLR} + $t_{REG_TO_OUT}$ + t_{LOCAL} + t_{OD1}

Figure 2. Logic Element External Timing Parameters (Part 4 of 4)

 t_H = $[(t_{DIN\ C} + t_C) - (t_{IN} + t_{ROW} + t_{LOCAL} + t_{DATA\ TO\ REG})] + t_H$

Timing Model vs. MAX+PLUS II Timing Analyzer

Hand calculations based on the timing model provide a good estimate of a design's performance. However, the MAX+PLUS II Timing Analyzer always provides the most accurate information on the performance of a design because it takes into account three secondary factors that influence the routing microparameters:

- Fan-out for each signal in the delay path
- Positions of other loads relative to the source and destination
- Distance between signal source and destination

Fan-Out

The more loads a signal has to drive, the longer the delay across t_{ROW} , t_{COI} , and t_{DIN} $_D$. These delays are functions of the number of LABs that a signal source must drive.

Load Distribution

The load distribution relative to the source and destination also affects the t_{ROW} , t_{COI} , and t_{DIN} D delays. Consider a signal s1 that feeds destination d1 and logic elements $y[4..1]$. If $y[4..1]$ are in different LABs, s1 has four additional loads. However, if the LEs are all in the same LAB, s1 has one shorter-delay load. Therefore, the row interconnect delay from s1 to d1 is greater when each load y [4..1] is in a different LAB. [Figure 3](#page-13-0) illustrates how variations in the position of d1 and the distribution of y[4..1] change the routing delay.

Figure 3. Delay from s1 to d1 as a Function of Relative Position & Load Distribution

Distance

The distance between the source and destination LEs also affects the t_{ROW} , t_{COL} , and t_{DIN} parameters. For example, if s1 drives an LE in the same row, the delay from s1 to the LE increases as the distance from s1 to the LE increases.

Examples The following examples show how to use internal timing microparameters to estimate the delays for real applications.

Example 1: 4-Bit Equality Comparator with a Cascade Chain

You can analyze the timing delays for circuits that have been subjected to minimization and logic synthesis. The synthesized equations are available in your project's MAX+PLUS II Report File (**.rpt**). These equations are structured so that you can quickly determine the logic implementation of any signal. For example, Figure 4 shows a 4-bit equality comparator.

The MAX+PLUS II Report File for the circuit shown in [Figure 4](#page-14-0) gives the equations for eq, the output of the comparator:

```
eq = \angle LC3\_B1;LC3_B1 = LCELL( EQ002C);_EQ002C = EQ002 \& CASCADE( EQ001C);E0002 = a2 \& a3 \& b2 \& b3# a2 & !a3 & b2 & !b3
           # !a2 & a3 & !b2 & b3
           # !a2 & !a3 & !b2 & !b3;
LC2 B1 = LCELL( EQ001C);
EOOO1C = EOOO1;E0001 = a0 \& a1 \& b0 \& b1# a0 & !a1 & b0 & !b1
           # !a0 & a1 & !b0 & b1
           # !a0 & !a1 & !b0 & !b1;
```
Figure 5 shows a synthesized 4-bit equality comparator.

The output pin eq is the output of the second LE of a cascade chain. The LUT of LC2 B1 implements the comparison of the first two bits. The comparison of the second two bits is implemented in the LUT of _LC3_B1. The outputs of these two LUTs are then cascaded together to form the output of _LC3_B1.

If a 2 and eq are both row I/O pins, the timing delay from a 2 to eq can be estimated by adding the following microparameters:

 t_{IN} + t_{ROW} + t_{LOCAL} + t_{DATA} *to_out* + t_{ROW} + t_{LOCAL} + t_{OD1}

If a0 is a row I/O pin, the timing delay from a0 to eq can be estimated by adding the following microparameters:

 $t_{IN} + t_{ROW} + t_{LOCAL} + t_{DATA_TO_CASC} + t_{CASC_TO_OUT} + t_{ROW} + t_{LOCAL} +$ t_{OD1}

Example 2: 3-Bit Adder Using a Carry Chain

FLEX 6000 devices have specialized resources that implement complex arithmetic functions. For instance, adders and counters require a carry function to determine whether or not to increment the next significant bit. The FLEX 6000 architecture has a built-in carry chain that performs this function. This example explains how to estimate the delay for a 3-bit adder that uses a carry chain (see Figure 6).

Figure 6. 3-Bit Adder Implemented with a Carry Chain

The MAX+PLUS II Report File contains the following equations for the 3-bit adder in [Figure 6](#page-16-0):

[Figure 7](#page-18-0) shows a synthesized 3-bit adder.

In Figure 7, LE _LC2_B1 generates sum0 and a carry-out signal (_LC2_B1_CARRY) that feeds the carry-in of _LC3_B1. LE _LC3_B1 generates sum1 and a carry-out signal (_LC3_B1_CARRY) that feeds the carry-in of _LC4_B1. LE _LC4_B1 generates sum2 and cout using a2, b2, and LC3 B1 CARRY. The cout signal must pass through LC5 B1 because a carry buffer cannot directly feed a pin.

If a0 and sum1 are row I/O pins, the timing delay from a0 to sum1 can be estimated by adding the following microparameters:

 t_{IN} + t_{ROW} + t_{LOCAL} + $t_{DATA_TO_CARRY}$ + $t_{CARRY_TO_OUT}$ + t_{ROW} + t_{LOCAL} $+ t_{OD1}$

If a0 and cout are row I/O pins, the timing delay from a0 to cout can be estimated by adding the following microparameters:

 t_{IN} + t_{ROW} + t_{LOCAL} + t_{DATA} *to carry* + t_{CARRY} *to carry* + t_{CARRY} to c_{ARRY} + t_{CARRY} to \overline{OUT} + t_{ROW} + t_{LOCAL} + t_{OD1}

Conclusion The FLEX 6000 device architecture has predictable internal timing delays that can be estimated based on signal synthesis and placement. The MAX+PLUS II Timing Analyzer provides the most accurate timing information. However, you can also use the FLEX 6000 timing model along with the timing parameters listed in the *FLEX 6000 Programmable Logic Device Family Data Sheet* in this data book to estimate a design's performance before compilation. Both methods enable you to accurately predict your design's in-system timing performance.

Copyright © 1995, 1996, 1997, 1998 Altera Corporation, 101 Innovation Drive, San Jose, CA 95134, USA, all rights reserved.

By accessing this information, you agree to be bound by the terms of Altera's Legal Notice.